Reminder: Co-Packaged Optics – 3D Heterogeneous Integration of Photonic IC and Electronic IC : vTools eNotice

IEEE.org | IEEE Xplore Digital Library | IEEE Standards | IEEE Spectrum | More Sites

Reminder: Co-Packaged Optics – 3D Heterogeneous Integration of Photonic IC and Electronic IC

To view complete details for this event, click here to view the announcement

Co-Packaged Optics – 3D Heterogeneous Integration of Photonic IC and Electronic IC

Silicon photonics are the semiconductor integration of EIC and PIC on a silicon substrate (wafer) with complementary metal-oxide semiconductor (CMOS) technology. On the other hand, co-packaged optics (CPO) are heterogeneous integration packaging methods to integrate the optical engine (OE) which consists of photonic ICs (PIC) and the electrical engine (EE) which consists of the electronic ICs (EIC) as well as the switch ASIC (application specific IC). The advantages of CPO are: (a) to reduce the length of the electrical interface between the OE/EE (or PIC/EIC) and the ASIC, (b) to reduce the energy required to drive the signal, and (c) to cut the latency which leads to better electrical performance. In the next few years, we will see more implementations of a higher level of heterogeneous integration of PIC and EIC, whether it is for performance, form factor, power consumption or cost. The content of this lecture is shown below.

Silicon Photonics
Data Centers
Optical Transceivers
Optical Engine (OE) and Electrical Engine (EE)
OBO (on-board optics)
NPO (near-board optics)
CPO (co-packaged optics)
3D Integration of the PIC and EIC
3D Heterogeneous Integration of PIC and EIC
3D Heterogeneous Integration of ASIC Switch, PIC and EIC
3D Heterogeneous Integration of ASIC Switch, PIC and EIC with Bridges
3D Heterogeneous Integration of ASIC Switch, EIC and PIC embedded in Glass-core Substrate
Summary and Recommendations