Dr. Daudi Onsongo, Achieving High Quality IO IP in Advanced Process Nodes : vTools eNotice

IEEE.org | IEEE Xplore Digital Library | IEEE Standards | IEEE Spectrum | More Sites

Dr. Daudi Onsongo, Achieving High Quality IO IP in Advanced Process Nodes

El Capítulo Guadalajara de Alta Frecuencia en conjunto con Intel Guadalajara tienen el gusto de invitarlo a usted al evento "Achieving High Quality IO IP in Advanced Process Nodes: Challenges and Solutions", impartida por el Intel Principal Engineer Daudi Onsongo,

El evento se llevará a cabo el día jueves 8 de diciembre de 2022 a las 16 hrs, de manera virtual a través del siguiente link:

Microsoft Teams meeting

Join on your computer, mobile app or room device

Click here to join the meeting

Meeting ID: 272 882 270 615
Passcode: 43mgBs

Sientansen libres de invitar a sus compañeros y conocidos a este evento,

Reciban un cordial saludo,

Atte.

Jose Luis Chavez

IEEE MTTS GDL Chapter Secretary

To view complete details for this event, click here to view the announcement

Dr. Daudi Onsongo, Achieving High Quality IO IP in Advanced Process Nodes

We are in the age of ubiquitous compute – from hand-held devices to the cloud. This drives demand for high-speed data transfer between and within the microchips that are in the systems that define this distributed compute infrastructure. Input/Output IPs that enable this data transfer are implemented using a mixture of both digital and analog circuitry. Over the past few decades, we have seen continued acceleration in bandwidth requirements for Input/Output (IO) IP that support these high data transfer rates. At the same time Silicon Technology nodes continue to scale to provide the performance required for compute. This scaling is particularly challenging for analog circuitry which is sensitive to process variation. The combination of technology scaling and increasing bandwidth requirements has driven acceleration of complexity in IO Design and dependence on firmware for training and calibration. In this presentation the author will review Technology Scaling and its impact on analog circuit design and implementation. He will talk about the challenges he has observed in ensuring the delivery of high-quality IO IPs in these advanced nodes. Finally, he will propose some solutions and future directions he believes necessary to overcome these challenges.