



TECHNISCHE UNIVERSITÄT
IN DER KULTURHAUPTSTADT EUROPAS
CHEMNITZ

Fakultät für Elektrotechnik und
Informationstechnik


Professur Werkstoffe und Zuverlässigkeit
mikrotechnischer Systeme

FAKULTÄTSKOLLOQUIUM

Chiplet Design and Heterogeneous Integration Packaging



IEEE
ELECTRONICS
PACKAGING
SOCIETY



www.3dincites.com/2022/09/chiplet-designs-and-heterogeneous-integration-packaging/

Chiplet is a chip design method and heterogeneous integration is a chip packaging method. Chiplet design and heterogeneous integration packaging have been generated lots of tractions lately. For the next few years, we will see more implementations of a higher level of chiplet designs and heterogeneous integration packaging, whether it is for cost, time-to-market, performance, form factor, or power consumption.

Vortragender:
Dr. John Lau

28 OKTOBER 2024
13:30 BIS 15:15 UHR

Zentrales Hörsaal- und Seminargebäude
Raum: 2/N012 (alt: C10.012)
Reichenhainer Str. 90 | 09126 Chemnitz

Zugang
Online-Stream:

**Alle Zuhörer sind von 13:30 bis 13:45 Uhr zum Kaffee im
Foyer des Hörsaalgebäudes eingeladen.**



 wzms-info@etit.tu-chemnitz.de
 **+49 (0) 371 531-24450**

Informationen zum Vortrag erteilt:
Prof. Dr. Bernhard Wunderle,
IEEE EPS Germany



Vortragender:
Dr. John Lau




Montag, 28 Oktober 2024
13:30 bis 15:15 Uhr

Ort:
Zentrales Hörsaal- und Seminargebäude
Raum 2/N012 (alt: C10.012)
Reichenhainer Str. 90 | 09126 Chemnitz

CHIPLET DESIGN AND HETEROGENEOUS INTEGRATION PACKAGING

Chiplet is a chip design method and heterogeneous integration is a chip packaging method. Chiplet design and heterogeneous integration packaging have been generated lots of tractions lately. For the next few years, we will see more implementations of a higher level of chiplet designs and heterogeneous integration packaging, whether it is for cost, time-to-market, performance, form factor, or power consumption. In this lecture, the following topics will be covered.

- System-on-Chip (SoC)
- Why Chiplet Design?
- Chiplet Design and Heterogeneous Integration Packaging – Chip Partition and Chip Split
 - Chip partition and Heterogeneous Integration
 - Chip split and Heterogeneous Integration
- Communication between Chiplets (e.g., Bridges)
 - Bridge Embedded in Build-up Package Substrate
 - Bridge Embedded in Fan-Out EMC with RDLs
 - UCle
 - Hybrid Bonding Bridge
- Chiplet Design and Heterogeneous Integration - Multiple System and Heterogeneous Integration
 - Multiple System and Heterogeneous Integration with Package Substrate (2D IC Integration)
 - ...with Thin Film layer on the Package Substrate (2.1D IC Integration)
 - ...with TSV-less (Organic) Interposer (2.3D IC Integration)
 - ...with Passive TSV-Interposer (2.5D IC Integration)
 - ...with Active TSV-Interposer (3D IC Integration)
- Advanced Packaging Driving by AI
- Co-Packaged optics
- Potential R&D Topics in Chiplet Design and Heterogeneous Integration Packaging
- Trends in Chiplet Design and Heterogeneous Integration Packaging



www.3dincites.com/2022/09/chiplet-designs-and-heterogeneous-integration-packaging/

Zugang
Online-Stream:

